

JMP

Jump to

```
JMP addr16        ; preskoč na adresu addr16
```

Operandy: destination, source **Dĺžka:** 3 Byte **Cykly:** 10

Príznaky:

S	Z	A	P	C
-	-	-	-	-

Popis: Presunie addr16 do registra PC, tým sa presunie vykonávanie programu do inej časti pamäti

Príklad:

```
START:  MOV  A,B      ; nacitaj hodnotu z B
        RAR           ; posun hodnotu vpravo
        JMP START     ; vrat sa na zaciatok
```

JMP

Jump to

```
START:  NOP
        MVI A, 07h
        MOV B,A
        HLT
        JMP 0000
        JMP START
```



JMP

Jump to




```
START: MVI A, 07h
       MOV B,A
LOOP:  MVI A, 01h
       ADD B
       JMP LOOP
```

BRANCH - Vetvenie programu





JZ, JNZ — Jump if (not) Zero

```
JNZ addr16      ; preskoč na adresu addr16
JZ addr16       ; preskoč na adresu addr16
```

Operandy: destination, source **Dĺžka:** 1 Byte **Cykly:** 4(5)

Príznaky:

S	Z	A	P	C
-	-	-	-	-

Popis:

Príklad:

```
SUB  B          ; odpocitaj B
JZ   01C00h     ; ak su rovnake, vysledok je nula a skoc niekam prec
MOV  B,A        ; vysledok uloz do B, lebo nie su rovnake...
```

JC, JNC — Jump if (not) Carry

```
JNC addr16      ; preskoč na adresu addr16
JC addr16       ; preskoč na adresu addr16
```

Operandy: destination, source **Dĺžka:** 3 Byte **Cykly:** 10

Príznaky:

S	Z	A	P	C
-	-	-	-	-

Popis: Preskočí na zadanú adresu v prípade, že je podmienka splnená

Príklad:

CMP — Compare

```
CMP reg         ; porovnaj A s registrom
CMP addr16      ; porovnaj A s obsahom pamäti
```

Operandy: A,B,C,D,E,H,M **Dĺžka:** 1 (3) Byte **Cykly:** 4 (7)

Príznaky:

S	Z	A	P	C
+	+	+	+	+

Popis: Inštrukcia CMP M nastaví F tak, ako keby bol obsah z X odpočítaný od obsahu A.
Na rozdiel od SUB však obsah Akumulátora ostáva nezmenený. F je nastavené nasledovne:

Zero = 1 if A = X
Zero = 0 if A ≠ X
Carry = 1 if A < X
Carry = 0 if A ≥ X

(A a X chápeme ako neznamienkové binárne čísla)

Príklad 4: ktoré z dvoch čísel je väčšie?

V pamäti sú za sebou uložené dve čísla. Nájdi väčšie z nich a ulož ho na ďalšiu pozíciu v pamäti.

Carry = 1 if A < X
Carry = 0 if A ≥ X




```
        ORG   0010H
        DB    03H,02H,00H

        ORG   0000
        LDA   0010h
        MOV   B,A
        LDA   0011h
        CMP   B
        JNC   HOTOVO
        MOV   A,B
HOTOVO: STA   0012h
        HLT
```

Príklad 4: ktoré z dvoch čísel je väčšie?

Carry = 1 if A < X
Carry = 0 if A ≥ X

V pamäti sú za sebou uložené dve čísla. Nájdi väčšie z nich a ulož ho na ďalšiu pozíciu v pamäti.

```
        ORG   0010H
        DB    03H,02H,00H

        ORG   0000
        LDA   0010h
        MOV   B,A
        LDA   0011h
        CMP   B
        JNC   HOTOVO
        MOV   A,B
HOTOVO: STA   0012h
        HLT
```



MEMORY	
Adresa	Data
0000	LDA
0001	00
0002	10
0003	MOV B,A
0004	LDA
0005	00
0006	11
0007	CMP B
0008	STA
0009	00
000A	12
000B	HLT
000C	
000D	
000E	
000F	
0010	03
0011	02
0012	00
0013	




1982
80286, 16-bit processor
80386, 32-bit processor
1985
1988
i860 microprocessor
First 64-bit processor that integrates on a single chip HPC capabilities
Intel Pentium, 32-bit, but with 64-bit external databus, other innovations to increase speed
1993


Intel announces 64-bit Intel Atom processors that can run Windows 8.1
2013
Intel celebrates 14 years of 64-bit innovation.
20XX
What is the next evolution of 64-bit processing?
2003
2005
2006
2010
2013
2014
20X Compute Performance Since 2003! 1


Intel CPU Evolution
2006:
Intel Core launch
Core 2 Duo: 2C
Core 2 Quad: 4C
2010:
Westmere
Core i3: 2C
Core i5: 2C
Core i7: 4C/6C
2017:
Kaby Lake
Core i3: 2C
Core i5: 4C
Core i7/i7X: 4C/6C
Core i9/i9X: 10-18C
2022:
Alder Lake
Core i3: 4C
Core i5: 4P+8E
Core i7: 8P+4E
Core i9: 8P+8E




intel
MICRO-PROGRAM © INTEL CORP 76
P8085AH-2
INTEL © 1976
D8086

AVR


Program Counter
Address 14b.
FLASH Memory
Code16b.
Instruction Register
Instruction Decoder and Machine Cycle Encoding
Control
8 Bit internal Data Bus
SPI a debug
JTAG interface
Status
ALU
Stack Pointer
Timing and Control
READ/WRITE
Interrupts
Clocks
Reset
Internal RAM
I/O registers
SRAM
EEPROM
I/O PORT B
I/O PORT C
Watchdog Timer
Timer/Counter T0
Timer/Counter T1
Analog Comparator
A/D Converter
Comm. UART
Comm. TWI



Microchip AVR® 32-bit AVR UC3



Figure 7.73 A digital system that implements a simple processor.

Architektúra Intel x86

=vývoj + spätná kompatibilita

Intel Instruction Set Architecture (ISA)

- **8080** (1974) 8-bitový mikroprocesor
  Accumulator, 3 registrové páry
- **8086** (1978) 16-bitové rozšírenie 8080
  CISC procesor (complex instruction set)
- **8087** (1980) aritmetický (floating-point) koprocesor
  Pridané FP inštrukcie a sada registrov
- **80286** (1982) 24-bitové adresovanie, MMU
  segmentový prístup k pamäti a jej ochrana
- **80386** (1985) 32-bitové rozšírenie (dnes ozn. IA-32)
  pridané režimy adresovania aj inštrukcie
  okrem segmentového aj stránkový prístup

Architektúra Intel x86

=ďalší vývoj

Intel Instruction Set Architecture (ISA)

- **i486** (1989) pipeline, cache a FPU priamo na čipe
  konkurencia: AMD, Cyrix
- **Pentium** (1993) superskalárny procesor, 64-bit data + nechvalne známa FDIV bug
  neskôr pribudli inštrukcie MMX (Multi-Media eXtension)
- **Pentium Pro** (1995), **Pentium II** (1997) -- nová mikroarchitektúra
- **Pentium III** (1999) pribudli inštrukcie SSE (Streaming SIMD Extensions) aj s registrami
- **Pentium 4** (2001) nová mikroarchitektúra, pribudli inštrukcie SSE2

Architektúra Intel x86-64

.

- **AMD64** (2003) rozšírenie architektúry na 64 bitov
- **EM64T** (2004) Extended Memory 64 Technology
  Pentium 4 Prescott, Pentium D = Intel prijal AMD64 (s úpravami)
  pribudli inštrukcie SSE3
- **Intel Core** (2006) pribudli inštrukcie SSE4, podpora VM (virtual machine)
- **Intel Core i7** (2008) Advanced Vector Extension, dlhšie registre SSE, viac inštrukcií
  Core i5 (2009)
  Core i3 (2010)
- **Intel Adler Lake** (2021) Hybrid design with performance (Golden Cove)
  efficiency cores (Gracemont)
  support for PCIe Gen5 and DDR5
  updated Gaussian Neural Accelerator (GNA3)











8086 inštrukcie

Data Transfer Instructions	
MOV	Move byte or word
XCHG	Exchange byte or word
XLAT	Translate byte
LEA	Load effective address
LDS	Load pointer using DS
LES	Load pointer using ES
Addition Arithmetic Instructions	
ADD	Add byte or word
ADC	Add byte or word with carry
INC	Increment byte or word by 1
AAA	ASCII adjust for addition
DAA	Decimal adjust for addition
Subtraction Arithmetic Instructions	
SUB	Subtract byte or word
SBB	Subtract byte or word with borrow
DEC	Decrement byte or word by 1
NEG	Negate byte or word
DAS	Decimal adjust for subtraction
AAS	ASCII adjust for subtraction
CMP	Compare operands

Mult. And Div. Arithmetic Instructions	
MUL	Multiply byte or word, unsigned
DIV	Integer divide byte or word, unsigned
IMUL	Multiply byte or word, signed
IDIV	Integer divide byte or word, signed
AAM	ASCII adjust for multiply
AAD	ASCII adjust for division
CBW	Convert byte to word
CWD	Convert word to doubleword
Logic Instructions	
AND	"AND" byte or word
OR	Inclusive "OR" byte or word
XOR	Exclusive "OR" byte or word
NOT	Complementation or negation of byte or word
CMP	Compare word or byte
Shift and Rotate Instructions	
SAL/SHL	Shift arithmetic/logical left byte or word
SHR	Shift logical right byte or word
SAR	Shift arithmetic right byte or word
ROL	Rotate left byte or word
ROR	Rotate right byte or word
RCL	Rotate left through carry, byte or word





8087 inštrukcie

Class	Instructions
Data Transfer	Load (all data types), Store (all data types), Exchange
Arithmetic	Add, Subtract, Multiply, Divide, Subtract Reversed, Divide Reversed, Square Root, Scale, Remainder, Integer Part, Change Sign, Absolute Value, Extract
Comparison	Compare, Examine, Test
Transcendental	Tangent, Arctangent, 2^x-1, Y*Log2(X + 1), Y*Log2(X)
Constants	0, 1, π, Log10(2), Loge(2), Log2(10), Log2(e)
Processor Control	Load Control Word, Store Control Word, Store Status Word, Load Environment, Store Environment, Save, Restore, Enable Interrupts, Disable Interrupts, Clear Exceptions, Initialize

Kompilátor musí vedieť, pre aký počítač prekladá, ak nemá FPU, tak je potrebné chýbajúce inštrukcie nahradiť príslušným podprogramom – emulácia 8087.

8087 Emulator Speed Comparison
Approximate Execution Time in µs @ 5 MHz Clock

Instruction	8087	8086 Emulation
Multiply (single precision)	19	1 600
Multiply (double precision)	27	2 100
Add	17	1 600
Divide (single precision)	39	3 200
Compare	9	1 300
Load (single precision)	9	1 700
Store (single precision)	18	1 200
Square root	36	19 600
Tangent	90	13 000
Exponentiation	100	17 100

Podprogramy



CALL

Call

```
CALL addr16          ; zavolaj funkciu na adrese addr16
```

Operandy: **Dĺžka:** 3 Byte **Cykly:** 10+7

Príznaky:

S	Z	A	P	C
-	-	-	-	-

Popis: Presunie addr16 do registra PC, tým sa presunie vykonávanie programu do inej časti pamäti. Naviac oproti JMP odloží do **zásobníka** návratovú adresu.

Príklad:

```
START:  MOV  A,B        ; nacitaj hodnotu z B
        CALL Odmocni    ; chod vypocitat odmocninu
```

RET

Return

Zásobník (stack)

STACK POINTER



Zásobník (stack)

Inštrukcie PUSH a POP

Ukladajú sa vždy dva bajty
(adresa alebo RP)

PUSH HL

SP ← SP -1
[[SP]] ← reg. H
SP ← SP -1
[[SP]] ← reg. L

POP BC

Reg. B ← [[SP]]
SP ← SP + 1
Reg. C ← [[SP]]
SP ← SP + 1



MEMORY	
Adresa	Data
0000	
0001	
0002	
...	
0037	
0038	
0039	
003A	
003B	
003C	
003D	
003E	
003F	
0040	

Zásobník (stack)

```
 .ORG 0
MVI A,011h
LXI B,2233h
LXI D,4455h
LXI H,6677h
LXI SP,0040h

;ukladame do zasobnika:
PUSH PSW    ;PSW = A + F
PUSH B
PUSH D
PUSH H

;robime nieco ine:
MVI A, 3
MVI B, 4
ADD B

;vyberame zo zasobnika:
POP B
POP H
POP D
POP PSW

HLT
```



MEMORY	
Adresa	Data
0000	
0001	
0002	
...	
0037	
0038	
0039	
003A	
003B	
003C	
003D	
003E	
003F	
0040	

CALL addr

((SP) – 1) ← PCH
((SP) – 2) ← PCL
(SP) ← (SP) – 2
(PC) ← addr

```
0000            ORG   0000h
0000  31 40 00  LXI   SP,0040h
0003  00        NOP
0004  97        SUB   A
0005  CD 37 00  CALL  0037h
0008  00        NOP
0009  76        HLT

0037            ORG   0037h
0037  3C        INR   A
0038  C9        RET
```



MEMORY	
Adresa	Data
0000	LXI
0001	40
0002	00
0003	NOP
0004	SUB
0005	CALL
0006	37
0007	00
0008	NOP
0009	HLT
000A	
...	
0037	INR
0038	RET
0039	
003A	
003B	
003C	
003D	
003E	
003F	
0040	

Prerušenia (interrupt)

Dopytovanie (pooling)

Prerušenie

Prerušenia – udalosti

zakázať EI
povoliť DI
maskovať

- **HW:**
- **vstup z klávesnice**
- **prišla pošta (znak)**
- **uplynul čas**
- **pomalá periféria je hotová**

- **SW:**
- **delenie nulou**

Prerušenia – viaczdrojové, priorita



MEMORY	
Adresa	Data
0000	LDA
0001	10
0002	00
0003	MOV
0004	LDA
0005	11
0006	00
0007	ADD
0008	STA
0009	12
000A	00
000B	
000C	
000D	
000E	
000F	
0010	02
0011	03
0012	00
0013	

Prerušenia (interrupt)





Pipelining (reťazenie)



Zhrnutie

- Vývoj 8o8o až iCore (x86-64)
- Inštrukcie skokov a volania podprogramov
  JMP, CALL, RET
- **Podmienené skoky**
  CMP, JZ, JNZ, JC, JNC
- Prerušenie (interrupt)
- Zásobník (stack) – FIFO, LIFO

Chcem vedieť viac...

David PATTERSON a John HENNESSY:
Computer Organization and Design. ARM Edition.
1st Ed. Morgan Kaufmann, 2016. ISBN: 9780128017333

Jean-Michel BERNARD, Jean HUGON a Robert Le CORVEC:
Od logických obvodů k mikroprocesorům.
SNTL : Praha, 1982

Richard Balogh: **Vybrané kapitoly z mikropočítačov**
I. časť: Hardware.
STU, Bratislava, 2023. Skriptá dostupné v knižnici FEI a v AIS

https://senzor.robotika.sk