

Kombinačné logické obvody II

1

Cvičenia: hw knižnica



Možnosť zapožičať na 14 dní




2





3

Cvičenia: simulator.io




4

4x dvojvstupový NAND 7400




5

Obvody série 74xx (74xx family)




<https://www.build-electronic-circuits.com/7400-series-integrated-circuits/>

6




7



8

Syntéza logických obvodov



9

Príklad 1:

Realizácia obvodu pre 2 premenné a optimalizácia


Zadanie rovníc

$$Y = \bar{A}B + \bar{A}\bar{B}$$

Realizácia len s NAND:

$$Y = \bar{A}B + \bar{A}\bar{B} = (\bar{A}B) + (\bar{A}\bar{B})$$

$$\bar{X} + Y = \bar{X} \bar{Y}$$



10

Maurice Karnaugh


1924 – 2022

Americký fyzik, matematik,
computer scientist a tvorca
optimalizačnej metódy pomocou tzv. K-máp
1953 Bell Labs -- dnes:




11

Karnaughove mapy (K-mapy)



12

Karnaughove mapy (K-mapy)



13

Príklad 1:

Optimalizácia pomocou Karnaughovej mapy pre 2 premenné

Zadanie rovnícou


$$Y = \bar{A} \cdot B + \bar{A} \cdot \bar{B}$$

$$Y = \bar{A} \cdot B + \bar{A} \cdot \bar{B} = \bar{A} (B + \bar{B}) = \bar{A}$$



Pravdivostná tabuľka:

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0



14

Porovnanie podľa AI

* Claude

Number of Gates Used	5 gates (2-NOT, 2-AND, 1-OR)	5 NAND gates	1 NAND gate (80% reduction)
Number of IC Chips Required	3 chips (NOT IC, AND IC, OR IC)	2 chips (5 gates = 4 gates/chip) ✓	1 chip (with 3 spare gates) ✓
Unused Gates per Design	7 gates wasted (12 total - 5 used)	3 gates spare (8 total - 5 used)	3 gates spare (4 total - 1 used) ✓
Gate Breakdown	• 2 NOT gates • 2 AND gates • 1 OR gate (mixed logic types)	• 2 NAND inverters (A, B) • 3 NAND for AND-OR • 1 NAND for OR (OR NAND gates)	• 1 NAND inverter (A)
Logic Levels (Propagation)	3 levels deep	3 levels deep	1 level (80% faster)
Circuit Complexity	Medium (mixed gates)	High (5 gates, but uniform)	Minimal ✓
Power Consumption	High (3 ICs powered, 5 gates active)	Medium (2 ICs powered, 5 gates active)	Lowest (1 IC powered, 1 gate active) ✓
PCB Area / Chip Size	Large (3 IC packages)	Medium (2 IC packages) ✓	Minimal (1 IC package) ✓
Cost	Highest (3 different IC types to purchase)	Medium (2 identical ICs) ✓	Lowest (1 IC) ✓
Reliability	Lower (3 ICs = 3 failure points)	Medium (2 ICs = 2 failure points) ✓	Highest (1 IC = 1 failure point) ✓

15

Syntéza logických obvodov (Príklad 2)

A	B	C	Y
0	0	0	1
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

• **Minterm** je taký logický súčin (AND) všetkých premenných, kde každá je buď priamo alebo negovaná, ktorý je pravdivý len pre jednu konkrétnu kombináciu vstupov.

Príklad (z tabuľky vedľa):

$$A \cdot B \cdot C \quad \bar{A} \cdot \bar{B} \cdot \bar{C}$$

• **Maxterm** je logický súčet (OR) všetkých premenných, kde každá je buď priamo alebo negovaná, ktorý je nepravdivý len pre jednu konkrétnu kombináciu vstupov.

Príklad (z tabuľky vedľa):

$$1. (A + B + \bar{C})$$

$$2. (\bar{A} + \bar{B} + C)$$

16

Syntéza logických obvodov (Príklad 2)

A	B	C	Y
0	0	0	1
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

• **UNDF** – úplná normálna disjunktívna forma, alebo tiež súčet súčinov, je logický výraz zapísaný ako **súčet (OR) mintermov**, ktoré obsahujú všetky vstupné premenné.

Príklad (z tabuľky vedľa):

$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C$$

①

• **UKNF** – úplná normálna konjunktívna forma, alebo tiež súčin súčtov, je logický výraz zapísaný ako **súčin (AND) maxtermov**, ktoré obsahujú všetky vstupné premenné.

POS = product of sums

Príklad (z tabuľky vedľa):


$$Y = (A + B + \bar{C}) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (A + B + C)$$

②

17

Syntéza logických obvodov (Príklad 2)

A	B	C	Y
0	0	0	1
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



$$Y = A + B + \bar{C}$$

③

18


Syntéza logických obvodov

(Príklad 2)

	A	B	C	Y
0	0	0	0	1
1	0	0	1	0
2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1


$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

Schéma zapojenia:




19

Pr. 4: 7-segmentový dekódér



20


Pr. 4: 7-segmentový dekódér



21

Pr. 4: 7-segmentový dekódér

	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0							
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0							
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0							
5	0	1	0	1							
6	0	1	1	0							
7	0	1	1	1							
8	1	0	0	0							
9	1	0	0	1							




22

Pr. 4: 7-segmentový dekódér

	A	B	C	D	a
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1

$$a = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} C \overline{D} + \overline{A} \overline{B} C D + \overline{A} B \overline{C} \overline{D} + \overline{A} B \overline{C} D + \overline{A} B C \overline{D} + \overline{A} B C D$$



$$a = (A + B + C + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$$



23


Pr. 4: 7-segmentový dekódér

Binary Inputs	Decoder Outputs	7-Segment Display Outputs
D C B A	a b c d e f g	
0 0 0 0	1 1 1 1 1 1 0	0
0 0 0 1	0 1 1 0 0 0 0	1
0 0 1 0	1 1 0 1 0 0 0	2
0 0 1 1	1 1 1 1 0 0 1	3
0 1 0 0	0 1 1 0 0 1 1	4
0 1 0 1	1 0 1 1 0 1 1	5
0 1 1 0	1 0 1 1 1 1 1	6
0 1 1 1	1 1 1 0 0 0 0	7
1 0 0 0	1 1 1 1 1 1 1	8
1 0 0 1	1 1 1 1 0 1 1	9



24

Príklad 5: Sčítačka (ARITMETICKÁ' ≠ OR)




$$CY = A \cdot B$$

$$S = A \oplus B$$

A	B	S	CY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(2025 + 1)
CARRY


3-bitová sčítačka



25


26

4-bitová sčítačka (cvičenia)




27

3-bitová sčítačka



28

Úplná sčítačka - cvičenia



C _{in}	A	B	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \bar{A} \cdot \bar{B} \cdot C_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + A \cdot \bar{B} \cdot \bar{C}_{in} + A \cdot B \cdot C_{in}$$


$$C_{out} = A \cdot B \cdot C_{in} + \bar{A} \cdot B \cdot C_{in} + A \cdot \bar{B} \cdot C_{in} + A \cdot B \cdot \bar{C}_{in}$$

$$C_{out} = B \cdot C_{in} + A \cdot C_{in} + A \cdot B$$

29

Úplná sčítačka

$$S = A \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} = C(A \cdot B + A \cdot \bar{B}) + A(\bar{B} \cdot \bar{C} + B \cdot \bar{C}) = C(A \oplus B) + A(B \oplus C)$$




C	A	B	S	Cy
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

30

Úplná sčítačka


$$S = \bar{A} \cdot \bar{B} \cdot C_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + A \cdot \bar{B} \cdot \bar{C}_{in} + A \cdot B \cdot C_{in}$$



31


Úplná sčítačka

$$C_{out} = B \cdot C_{in} + A \cdot C_{in} + A \cdot B$$




32

Úplná sčítačka




33

Úplná sčítačka - realizácia len z NAND




34

Štvorbítová sčítačka 7483




35

Štvorbítová sčítačka - princíp čiernej skrinky



36

Úplná sčítačka – na úrovni tranzistorov



37

Úplná sčítačka – moderný dizajn


Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate

Munish Kumar¹, Ananya S.K.², Pandey, S.³
¹Department of Electronics & Communication Engineering
²Graduate Institute of Technology & Research, India
³Indian Institute of Technology, India

Abstract:
 In this paper, a single bit full adder is designed using 8 transistors with a novel 3-transistor XNOR gate. The design is implemented in Verilog HDL and synthesized using a 0.18μm CMOS technology. The proposed design is compared with the existing designs in terms of area, delay, and power consumption. The results show that the proposed design is more efficient than the existing designs.

Keywords:
 Single bit full adder, 3-transistor XNOR gate, CMOS technology, Verilog HDL, synthesis, area, delay, power consumption.

1. INTRODUCTION
 With exponential growth of digital circuits, the need for efficient and reliable design techniques is increasing. This paper presents a novel design for a single bit full adder using 8 transistors and a 3-transistor XNOR gate.



Kumar, M. – Ananya, S.K. – Pandey, S. *Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate*. International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011


38

Úplná sčítačka – FPGA Field Programmable Gate Array

```
module add
A3..A0, B3..B0 pin;
S3..S0 pin istype 'out';

A = [0, A3..A0];
B = [0, B3..B0];
S = [S3..S0];

equations
S = A + B;
end add
```



Xilinx CPLD:
 12 000 logic gates
 512 output blocks
 3 clock sources

39

Zhrnutie

- Prechod medzi zápisom rovnice, tabuľkou, K-mapou a blokovou schémou
- Integrovaný obvod rodiny 74xx
- 7-segmentový dekodér
- Polovičná a úplná sčítačka
- Simulácia logického obvodu


slid.do
 #ZPOC

Ochodnote dnešnú prednášku, prosím.

40

Chcem vedieť viac...

John F. WAKERLY:
Digital design.
 Stanford University : Prentice Hall, 2006.



Jean-Michel BERNARD, Jean HUGON
 a Robert Le Corvec:
Od logických obvodů k mikroprocesorům.
 SNL : Praha, 1982



41