

Data Transfer Group			FLAGS						
Code	Comment	Symbolic	S	Z	A	P	C	Bytov	Cyklov
MOV r1, r2	Move the content of the one register to another	$r1 \leftarrow r2$	-	-	-	-	-	1	5
MOV r, M	Move the content of memory to the register	$R \leftarrow [HL]$	-	-	-	-	-	1	7
MOV M, r	Move the content of register to the memory	$[HL] \leftarrow r$	-	-	-	-	-	1	7
MVI r, data8	Move immediate data to register	$r \leftarrow \text{data8}$	-	-	-	-	-	2	7
MVI M, data8	Move immediate data to memory	$[HL] \leftarrow \text{data8}$	-	-	-	-	-	2	7
LXI rp, data16	Load register pair with immediate data	$rp \leftarrow \text{data16}, rh \leftarrow 8 \text{ LSB}$	-	-	-	-	-	3	10
LDA addr16	Load Accumulator from direct address	$A \leftarrow [\text{addr}]$	-	-	-	-	-	3	13
STA addr16	Store accumulator directly to address	$[\text{addr}] \leftarrow A$	-	-	-	-	-	3	13

Arithmetic Group			FLAGS						
Code	Comment	Symbolic	S	Z	A	P	C	Bytov	Cyklov
ADD r	Add register to accumulator	$[A] \leftarrow [A] + [r]$	S	Z	A	P	C	1	4
ADD M	Add memory to accumulator	$[A] \leftarrow [A] + [[H-L]]$	S	Z	A	P	C	1	7
ADC r	Add register with carry to accumulator	$[A] \leftarrow [A] + [r] + [CS]$	S	Z	A	P	C	1	4
ADC M	Add memory with carry to accumulator	$[A] \leftarrow [A] + [[H-L]] + [CS]$	S	Z	A	P	C	1	7
SUB r	Subtract register from accumulator	$[A] \leftarrow [A] - [r]$	S	Z	A	P	C	1	4
SUB M	Subtract memory from accumulator	$[A] \leftarrow [A] - [[H-L]]$	S	Z	A	P	C	1	7
INR r	Increment register content	$[r] \leftarrow [r] + 1$	S	Z	A	P		1	5
INR M	Increment memory content	$[[H-L]] \leftarrow [[H-L]] + 1$	S	Z	A	P		1	10
DCR r	Decrement register content	$[r] \leftarrow [r] - 1$	S	Z	A	P		1	5
DCR M	Decrement memory content	$[[H-L]] \leftarrow [[H-L]] - 1$	S	Z	A	P		1	10
INX rp	Increment register pair	$[rp] \leftarrow [rp] + 1$						1	5
DCX rp	Decrement register pair	$[rp] \leftarrow [rp] - 1$						1	5

Logical Group			FLAGS						
Code	Comment	Symbolic	S	Z	A	P	C	Bytov	Cyklov
ANA r	AND register with accumulator	$[A] \leftarrow [A] \wedge [r]$	S	Z	A	P	C	1	4
ORA r	OR register with accumulator	$[A] \leftarrow [A] \vee [r]$	S	Z	A	P	C	1	4
XRA r	EX-Or register with accumulator	$[A] \leftarrow [A] \oplus [r]$	S	Z	A	P	C	1	4
CMA	Complement the accumulator	$[A] \leftarrow [A]$						1	4
CMP r	Compare register with accumulator	$[A] - [r]$	S	Z	A	P	C	1	7
RLC	Rotate accumulator left	$[An+1] \leftarrow [An], [A0] \leftarrow [A7], [CS] \leftarrow [A7]$					C	1	4
RRC	Rotate accumulator right	$[A7] \leftarrow [A0], [CS] \leftarrow [A0], [An] \leftarrow [An+1]$					C	1	4
RAL	Rotate accumulator left through carry	$[An+1] \leftarrow [An], [CS] \leftarrow [A7], [A0] \leftarrow [CS]$					C	1	4
RAR	Rotate accumulator right through carry	$[An] \leftarrow [An+1], [CS] \leftarrow [A0], [A7] \leftarrow [CS]$					C	1	4

Branch Group			FLAGS						
Code	Comment	Symbolic	S	Z	A	P	C	Bytov	Cyklov
JMP addr16	Unconditional jump to the specified address	$[PC] \leftarrow \text{addr16}$						3	10
JZ addr16	Jump if the result is zero	$[PC] \leftarrow \text{addr16} / [PC] \leftarrow [PC]+3$						3	10
JNZ addr16	Jump if the result is not zero	$[PC] \leftarrow \text{addr16} / [PC] \leftarrow [PC]+3$						3	10
JC addr16	Jump if there is a carry	$[PC] \leftarrow \text{addr16} / [PC] \leftarrow [PC]+3$						3	10
JNC addr16	Jump if there is no carry	$[PC] \leftarrow \text{addr16} / [PC] \leftarrow [PC]+3$						3	10

Stack, I/O and Machine Control Group			FLAGS						
Code	Comment	Symbolic	S	Z	A	P	C	Bytov	Cyklov
IN addr8	Input to accumulator from I/O port	$[A] \leftarrow [\text{Port}]$	-	-	-	-	-	2	10
OUT addr8	Output from accumulator to I/O port	$[\text{Port}] \leftarrow [A]$	-	-	-	-	-	2	10
HLT	Halt processor		-	-	-	-	-	1	7
NOP	No Operation		-	-	-	-	-	1	4

Registers

15	8	7	0	
A (accumulator)		F (flags)		← PSW
B		C		← B
D		E		← D
H		L		← H

15	0
SP (stack pointer)	
PC (program counter)	

Flag register (F) bits:

S - Sign Flag
 Z - Zero Flag
 0 - Not used, always zero
 A - also called AC, Auxiliary Carry Flag
 0 - Not used, always zero
 P - Parity Flag
 1 - Not used, always one
 C - Carry Flag

FLAGS							
7	6	5	4	3	2	1	0
S	Z	0	A	0	P	1	C